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SUMMARY
This thesis presents an overview of the simulation, design, and measurement of
state-of-the-art Silicon-Germanium Hetro-Junction Bipolar Transistor (SiGe HBT)
low-noise amplifiers (LNAs). The LNA design trade-off space is presented and meth-
ods for achieving an optimized design are discussed.
In Chapter 1, we review the importance of LNAs and the benefits of SiGe HBT
technology in high frequency amplifier design. Chapter 2 introduces LNA design
and basic noise theory. A graphical LNA design approach is presented to aid in
understanding of the high-frequency LNA design process. Chapter 3 presents an LNA
design optimization method for power constrained applications. Measured results
using this design technique are highlighted and shown to have record performance.
Lastly, in Chapter 4, we highlight cryogenic noise performance and present measured
results from cryogenic operation of SiGe HBT LNAs.
We demonstrate in this thesis that SiGe HBT LNAs have the capability to meet
the demanding needs for next generation wireless systems. The aim of the analysis
presented herein is to provide designers with the fundamentals of designing SiGe HBT





A key building block in any wireless radar or communication system is the radio-
frequency (RF) front-end. These challenging circuits prove to be a limiting factor in
restricting bandwidth, range, and sensitivity of RF radar and communication systems.
The push for increasingly higher data rates, low-cost technology, and compact designs
drives much of the demand in wireless and its supporting technologies that comprise
the front-end.
The basic block topology for a heterodyne receiver is shown in Figure 1. These
basic components: low-noise amplifier (LNA), mixer, variable gain amplifier (VGA),






Figure 1: RF front end for heterodyne receiver architecture.
A crucial component of these architectures is the LNA. The purpose of the LNA
is to amplify the very low signal received at the antenna with adding only a minimum
amount of noise. The LNA has a direct impact on the receiver signal-to-noise ratio
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(SNR) and thus can restrict the maximum data rate, receiver sensitivity, and other
receiver specifications. For example, SNR limits the complexity of the modulation
scheme used in the data transmission, thus the overall data rate. For radar receivers,
the SNR limits the minimum detectable signal and therefore limits the size and dis-
tance of the detected object. The importance of the LNA and its impact on SNR can
be observed by analyzing Friis equation [11]:







where Fi is the noise factor of the i
th component in the receiver chain, and Gi is
the gain of the ith component. Given a large gain in the first stage, it can be shown
that the noise figure of this stage dominants the total noise figure. Therefore, by
minimizing the noise figure and maximizing the gain of the LNA, the total receiver
noise figure can be minimized [22]. To explore how this relationship relates to receiver





Therefore, a noiseless amplifier will have a noise factor of one. This metric can be
better understood as the ratio between the actual SNR at the output of the amplifier
to the SNR of a noiseless amplifier. Noise factor can be related to the more commonly
used noise figure (NF) by NF = 10 log(F ) which is expressed in dB. By re-arranging
Equation (2), the following relationship is obtained:
SNRout = SNRin −NFtot (3)
which shows that minimizing the total noise figure will yield the highest output
SNR. Designing very high-performance LNAs is an active research area and is of
crucial importance for next-generation wireless technologies. In addition to maximiz-
ing gain and minimizing noise figure, other specifications also impacting LNA design
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choices include: power consumption, linearity, and bandwidth. These specifications
are rarely simultaneously optimized therefore understanding the design trade-off space
is necessary for a successful LNA design. In addition to these trade-offs, improve-
ments in device technology performance enable new applications for Si-based systems
which offer low-cost solutions with similar performance to more expensive technology.
This thesis explores the LNA design trade-off space using Silicon-Germanium
Hetro-Junction Bipolar Transistors (SiGe HBTs). The remainder of this chapter will
focus on the SiGe HBT transistor and highlight its performance benefits. Subsequent
chapters will focus on noise theory and LNA design and optimization. A number of
LNA designs are analyzed, and an understanding of device level noise performance
as it relates to LNA design is explored.
1.2 Silicon-Germanium Hetro-Junction Bipolar Transistor
Technology
SiGe HBTs combines the speed and performance of many III-V technologies with
Si-processing compatibility yielding a high-performance device that is readily com-
mercially available. Since the first SiGe HBT demonstration over 20 years ago, SiGe
HBT technology has shown an almost exponential growth both in terms of perfor-
mance and number of commercial facilities as shown in Figure 2 and 3, [7] , [8] .
SiGe technology uses band-gap engineering in the base of a Silicon Bipolar Junc-
tion Transistor (BJT) to enhance device characteristics. By epitaxially growing com-
positionally graded SiGe alloy as the transistor base, device parameters are decoupled
allowing exponential “tuning” based on the Ge content. The mechanism for this tun-
ing capability is driven by the bandgap difference between Si (1.12 eV at 300K) and
Ge (0.66 eV at 300K). This difference allows the bandgap of the SiGe alloy to be op-
timized to improve transistor performance . The effect of the graded Ge in the base
directly impacts key performance metrics such as current gain (β), base transit time
(τb), cutoff frequency (fT ) and maximum oscillation frequency (fmax) which couple
3
Figure 2: SiGe HBT technology performance growth as measured by ft and fmax
[7].
strongly to high-frequency amplifier performance.
A comparison of these parameters between a standard Si BJT and SiGe HBT
yields an understanding of how Ge content can influence device performance. Assum-
ing a linearly graded Ge profile (Figure 4), the collector current density enhancement









where ˜ denotes the positioned averaged quantities across the base, γ is the “ef-
fective density-of-states” ratio and η is the minority electron diffusivity ratio between
SiGe and Si. The Ge profile enters the relationship through ∆Eg,Ge(grade) which
is defined as Eg,Ge(Wb) − Eg,Ge(0). This equation shows that as ∆Eg,Ge(grade) is
increased, the total current gain will also increase. In addition, this enhancement is
temperature activated through the 1/kT term. This relative enhancement in β has
4
Figure 3: SiGe HBT technology commercial fabrication facilities [7].
an impact on high frequency amplifier performance in terms of gain and noise figure.
Further analysis shows that two crucial metrics of device performance, fT and
fmax, are largely enhanced through the minimization of τb through the addition of
Ge in the base. Assuming a strong Ge grading scenario, which is true for the current







where Wb is the base width and Dnb is the minority electron diffusivity. By
increasing ∆Eg,Ge(grade), τb is reduced. Also, τe (emitter charge storage delay) is
proportional to 1/β therefore resulting in a reduction of the total transit time. This














Figure 4: Energy band diagram for SiGe HBT (dashed) compared to Si BJT (solid)
biased in the forward active region [7]
where gm is the device transconductance (δIc/δVBE), Cte + Ctc are the depletion
capacitances, WCB is the junction width of the collector-base (CB) space charge
region, vsat is saturation velocity, and rc is the small-signal collector resistance. Since
fT is inversely proportional to τb and τe, their reduction will increase fT . Also, fmax






where Cbc is the collector base capacitance, and rb is the intrinsic base resistance.
By adjusting the Ge grading, higher base doping can be used while still maintaining
a high β, yielding a lower base resistance and improved noise performance. These
performance parameters point to the ability to increase such amplifier characteristics
such as gain and noise figure, which can greatly benefit LNA and system design.
One of the key advantages of SiGe HBT technology is its compatibility with
6
Figure 5: Structure of third-generation SiGe HBT (courtesy of IBM).
traditional Si CMOS processing. The Ge layer is grown using a ultra-high vac-
uum/chemical vapor deposition (UHV/CVD) processing step, which reduces the nec-
essary thermal cycle and has fine control of the Ge profile. This process modification
is typically included as a “plug-in module” in traditional Si CMOS fabrication fa-
cilities allowing for a high-yielding low-cost BiCMOS technology [8]. A micrograph
of a cross-section of a third-generation SiGe HBT is shown in Figure 5. SiGe HBTs
compatibility with Si CMOS processing is a key advantage over competing III-V tech-
nologies which are typically characterized by low to moderate-yielding, non-Si CMOS
compatible processing. In addition, the performance improvements at a given tech-
nology node allow SiGe HBTs to provide cost vs performance advantage even over
Si-CMOS. Figure 6 compares RFCMOS versus SiGe HBT relative trusted foundry
pricing at a similar technology performance as measured by fT . Some relevant perfor-
mance specifications for a third generation SiGe technology are highlighted in Table
1.
7
Figure 6: Comparison of normalized trusted foundry pricing as a function of fT for
Si CMOS and SiGe HBTs at various technology nodes.





1.3 Broadband Noise Fundamentals of SiGe HBTs
Equations (4) - (7) directly relate the Ge profile to improvements in β, fT , and τb. The
ability to simultaneously optimize these factors allows for superior noise performance
of SiGe HBTs. To further understand the noise characteristics of a HBT, linear noisy
two-port theory can be used to analyze the noise sources of an HBT (Figure 7). The
primary sources of broadband noise in an HBT are base thermal noise (4kTrb), base
shot noise (2qIB), and collector shot noise (2qIC).







Figure 7: Noise model of a SiGe HBT highlighting relevant noise sources.
to characterize the noise performance of a transistor. These parameters are defined
in terms of v2n (equivalent noise voltage), i
2
n (equivalent noise current), and γ (cross-





















In addition, these parameters can be related to the noise sources and fundamental
device parameters by performing a two port analysis on Figure 7. As shown in [7],
v2n, i
2
n, and γ for an HBT can be expressed in terms of Y parameters:























y12 = −jωCbc, (15)
y21 ≈ gm, (16)
y22 = jωCbc. (17)
where Ci = Cbe +Cbc. Combining equations(8) - (10), (11) - (13), and (14) - (17)
yield the following results for the noise parameters of a SiGe HBT in terms of device
parameters:



































Equation (21) shows that the noise factor improves through enhancements to β,
Cbe, Cbc, and rb which are all improved through addition of Ge into the base.
For a typical third generation SiGe HBT, Figure 8 plots fT and NFmin against
collector current density. For nominal bias values of 5-10 x below peak fT , the achiev-
able NF at 10 GHz is below 1 dB. This level of performance allows for very low-noise,
high-gain, and high frequency LNAs with low power consumption.
1.4 Summary
In Chapter 1, we discuss the importance of LNAs in receiver design and the benefits
of SiGe HBT BiCMOS technology for wireless applications. Through bandgap engi-
neering by introducing Ge into the base of a transistor, the performance of a standard
10

























AE = 0.12 x 2.5 μm
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Figure 8: fT and NFmin at 10 GHz versus Jc for a 0.12 x 2.5 µm
2 third generation
SiGe HBT.
Si BJT can be greatly improved allowing new high freqeuncy, low-cost applications in
a Si-compatible processing technology. The relationship between device performance
and Ge content were highlighted, showing how relevant parameters such as gain and
noise figure are enhanced. Typical third generation performance metrics were shown,
focusing on those parameters important to LNA design.
The remainder of this work will focus on actual LNA designs and highlight the
record performance achievable through the use of SiGe HBT BiCMOS technology.
Chapter 2 provides a tutorial for designing a high-frequency LNA and an example
LNA design. Chapter 3 explores the methods for optimization of LNA design for a
power constrained application. Chapter 4 will investigate cryogenic performance of
SiGe HBT LNAs. Chapter 5 concludes by summarizing the results of this work and
discussing future research paths.
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CHAPTER II
LNA DESIGNS IN SIGE HBT BICMOS TECHNOLOGY
2.1 Introduction
As shown in the previous chapter, SiGe HBT technology has remarkable broadband
noise performance, making these devices well suited for high-frequency amplifier de-
sign. First, this chapter will provide a general outline of high-frequency LNA design
focusing on the theory of amplifier noise matching. We will introduce a common
LNA design technique using an inductively degenerated cascoded architecture (Fig-
ure 9). The LNA designs presented here will use a third generation SiGe HBT in a
130 nm BiCMOS platform . The addition of the common base second stage allows
for reduction of miller capacitance of the first stage, improves stability, and enhances
isolation between the input and output, with only a minimal increase in noise figure
as compared to a single stage, common emitter configuration.
2.2 Basic Concepts in High-Frequency LNA Design
The basic approach to high-frequency LNA design involves noise and gain impedance
matching. The lowest achievable noise figure for a transistor (NFmin) is only attain-
able if the source impedance is Zopt. This impedance, however, may not coincide with
the optimum small-signal power or gain matching condition, thus, there is an inherent
trade-off between noise figure, gain, and input matching. As shown in equation (22),
the noise factor has a squared dependance on any noise mismatch, therefore in order










Figure 9: Simplified schematic of an inductively degenerated cascode LNA.
F = Fmin +
Gn
Rs
|Zs − Zopt|2 (22)
where Gn is the noise conductance and Rs is the real part of the source impedance.
For this given source impedance Zs and conjugately matched output impedance, a
figure of merit, the available gain, can be defined in Equation (23).
GA =
∣∣∣∣ Y21Y11 + YS
∣∣∣∣2 GSGout (23)
where YS is the source admittance, GS is real part of the source admittance, and








The available gain is typically called the associated gain when YS = Ys,opt. The
associated gain represents the amount of gain when the input is noise matched and
the output is conjugately matched.
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These two parameters, noise figure and associated gain, are typically graphically
displayed on a Smith chart as circles, aiding in the design of LNAs. For a given bias




























Figure 10: (a) Gain and noise figure circles for third generation 0.12 x 30 µm2 SiGe
HBT for IC = 5.5 mA at 10 GHz. (b) 3-D diagram showing elevated noise circles on
the Smith chart.
From Figure 10 (a) the red contours represents the noise circles while the black
contours plot the available gain. This graphical design tool helps visualize the op-
timum source matching impedance and helps the designer understand the gain and
noise figure tradeoff. Figure 10 (b) rotates these noise contours in 3-D to highlight
the minimum noise figure point and how that corresponds to Γopt. As shown in 10
(b), the slope of the noise contour is very sensitive to source impedance, thus a small
change in source impedance can greatly change the total noise figure.
One metric that is typically not included until later in the design process is linear-
ity, typically measured by the third order intercept point (TOI) or IP3. In modern
wireless systems, amplifier linearity is very important as it sets the maximum dynamic
range of the signal. A tool presented in [17] specifically characterizes an inductively
degenerated cascode LNA structure along NF, Gain, and IP3 as a function of emitter
14
length and bias. Simulation results for a standard cascode LNA at X-band using a
third generation SiGe HBT are shown in Figure 11. This tool performs a simulta-
neous noise and power match across bias and geometry to calculate noise figure and
gain contours, and uses a volterra series analysis to determine IIP3 contours.
Figure 11: Simulation of NF, Gain, and IP3 vs collector current and emitter length
for a cascode LNA using the design tool presented in [17].
In this section, we analyzed a basic approach to LNA design, introducing the
tradeoffs between gain and noise matching. The basic relationships between gain
and noise figure as a function of source impedance were explored, and a graphical
understanding of these concepts were presented. In the following section, we introduce
a more systematic design approach to produce an optimized cascode SiGe HBT LNA
design.
15
2.3 Inductively Degenerated Cascode X-band LNA design
A very common practice for high-frequency LNA design involves using device size
scaling and inductive degeneration to perform a simultaneous noise and power match.
This procedure has been discussed [18], [19], and [22]. In this section we present a
graphical procedure which aids in understanding the design procedure and tradeoffs.
Step 1: Selection of collector current density (Jc).
The first step in this design procedure is to select the collector current density
(Jc) which satisfies gain and noise figure requirements for the intended application.
This selection can be accomplished by fixing an emitter area and sweeping collector
current. Figure 12 plots NFmin at 10 GHz versus Jc for an emitter area of 0.12 x 2.5
µm2. For this example, Jc = 3.4 mA/µm
2 was selected yielding a current gain (H21)
of above 20 dB and NFmin below 1 dB. Lower noise minimum noise performance
could be achieved, however, the resulting gain would also be reduced.






































Figure 12: NFmin and H21 as a function of Jc for a fixed emitter area of 0.12 ×
2.5 µm2 to determine optimum bias conditions.
Step 2: Selection of emitter length.
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Once the specific collector current density is determined in step 1, the device
geometry can be scaled in order to move the real part of the noise matching impedance
to 50 Ω. To accomplish this, fix the collector current density and sweep emitter length
to determine Γopt. Rs,opt is given by Eq. 25:






Figure 13 plots Rs,opt as a function of emitter length for Jc = 3.4 mA/µm
2. Figure
14 plots Γopt as a function of emitter length on a Smith chart. This diagram aids in
visualizing how the optimum noise matching impedance changes as the emitter length
is scaled. For this example, the emitter length was chosen to be 40 µm, yielding a
total collector current of 16.1 mA. For the cascode architecture used for this design,
equal sized Q1 and Q2 were selected each employing the “high-performance” HBT
device option. However, the designer may choose to alter this procedure and select
an unequal sized cascoded device, this has the benefit of a greater degree of design
flexibility but adds complexity to the design process. A larger area cascoded device
could potentially help improve linearity and gain without a large degradation to
overall noise figure.
This design technique enables noise matching to the system impedance without
the need for a lossy matching network. Rs,opt, Equation (26), and NFmin, Equation
(27), are given in [7], where LE and WE are the emitter length and width, respectively,
rb·LE/WE is the scaled base resistance, and f is the operating frequency. As seen from
Equation (26), Rs,opt is inversely proportional to LE, and therefore scaling LE allows
the selection of an optimum source resistance. In addition, NFmin is independent of








































Rs,opt = 50 Ω
Figure 13: Rs,opt as a function of emitter length for a fixed Jc = 3.4 mA/µm
2.















Therefore, NFmin and Rs,opt are effectively decoupled and can be selected inde-
pendently.
Step 3: Selection of degeneration inductance Le and base inductance Lb
From steps 1 and 2, the device size and bias conditions are selected to achieve a
specific noise figure and enable noise matching to 50 Ω. The next step is to match
the input impedance to 50 Ω which is accomplished by the addition of a degenerating
emitter inductor with only a moderate noise degradation. The value for this inductor





where ft is the cutoff frequency of the device at its operating point. For this









Figure 14: Γopt as a function of emitter length displayed on Smith chart showing
the optimal noise matching impedance.
calculated to be 80 pH. Figure 16 plots the input match as a function of emitter
inductance on a Smith chart. This graphs shows a value of closer to 100 pH would
provide a more optimum match, this difference is due to unaccounted device parasitics
that are captured within simulation but not within the design equations.
Once the emitter inductance has been selected, the remaining portion of the input
matching network, Lb serves to resonant out the CBE capacitance and conjugately
match the reactive portion of the noise impedance. Equation 29 can be used to
determine the value of this inductance. Lb was determined to be 900 pH, which
completes the input noise and power matching network. Figure 18 plots NFmin, NF ,
S11, and H21 against frequency, showing that this example LNA is well noise and
input matched. The remaining portion of this design requires an output matching
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JC = 3.4 mA/μm
2
AE = 0.12 x 40 μm
2
Figure 15: H21 as function of frequency at Ic = 16.3 mA which is used to extract ft
at the device operating point.






Some advantages of this technique are the ability to achieve simultaneous noise and
power match and maintain low noise figure. As seen in Figure 18, the input and noise
match are both well centered at the design frequency (10 GHz). S11 was simulated
to be less than 40 dB at 10 GHz, and the NF curves closely matches NFmin at the
frequency of interest. This simple matching network allows for a very efficient design
yielding optimal performance.
However, there are number of drawbacks for this design procedure. The noise and
power match are accomplished through dissipating more dc power, thus this design









Figure 16: Input reflection coefficient (S11) as a function of emitter degeneration
inductance (Le) plotted on a Smith chart
network is very narrow band, therefore not suitable for some next generation wireless
applications. In addition, this design does not include linearity specifications in the
design procedure, however, the tool shown in Figure 11 could be used in conjunction
with this design technique to help design for linearity.
In the following chapter, we will focus on a power constrained LNA design using
the cascoded LNA architecture. The design procedure, simulation results, and layout










Figure 17: Input reflection coefficient (S11) as a function of base inductance (Lb)
plotted on a Smith chart.
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Figure 18: Input matching network results from example X-band LNA design.
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CHAPTER III
POWER-CONSTRAINED LNA DESIGN AND
OPTIMIZATION
3.1 Introduction
In the preceding chapter, we examined an LNA design technique using a cascoded
amplifier structure with emitter degeneration enabling simultaneous noise and power
match. In this chapter we apply that similar design to a power constrained applica-
tion.
The low power LNA was specifically designed to target space-based and high
altitude radar applications. Some of the LNA requirements for these radars are
highlighted in Table 2.
Table 2: Low power LNA requirements.
Frequency 8-12 GHz
Noise Figure < 2dB
dc power < 2 mW
These platform’s strict power requirements demands a receiver system with ultra
low-power consumption. In many receiver systems, LNAs can account for a large por-
tion of dc power due to their near continuous operation. Low-power LNAs dissipating
under 2 mW have been demonstrated in III-V technology [12], however, substantial
benefits would be gained by a low-power LNA in a Si-compatible technology [14]. In
[25] we present the first SiGe HBT sub-2 mW X-band LNA achieving less than 2
dB of NF . In the next section, we highlight the design of this low-power LNA and
present measured results.
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3.2 Low-power cascoded X-band LNA design and simula-
tion
In chapter 2, we examined the basic procedures for designing an inductively degener-
ated cascode LNA at X-band. This LNA was designed to meet certain gain and noise
figure specifications which was accomplished by increasing dc power consumption,
allowing simultaneous noise and power matching. Certain LNA design applications
are power constrained, and require a fixed Ic, therefore, the design procedure outlined
in the previous chapter will not suffice. In [25] we present a modified procedure to
the traditional inductively degenerated cascoded design that is suited for low-power
applications.
In this modified procedure, Ic is directly determined from the required power dissi-
pation and supply voltage. This Ic must remain fixed as the desired Rs,opt is selected
requiring Jc to scale as LE is scaled. Therefore, LE and Jc cannot be determined
independently as in the previous procedure. These two resulting parameters,NFmin
and Rs,opt, must be solved simultaneously, appropriately scaling Jc and LE within the
limits of the specified Ic.
Figure 19 provides a simple graphical tool where simulated results for NFmin and
Rs,opt are plotted against LE for a fixed Ic = 1.33 mA. Given this fixed current,
achieving Jc,opt requires LE to be 7.8 µm yielding an NFmin = 0.73 dB. However, the
resulting Rs,opt = 250 Ω making noise matching difficult. An Rs,opt of close to 50 Ω is
desirable in order to achieve a simultaneous power and noise match. By trading-off
0.3 dB NF , Rs,opt is reduced to 75 Ω, yielding a more acceptable matching condition.
By graphically solving for both NFmin and Rs,opt simultaneously, the appropriate
noise and gain trade-off can be accomplished.
The emitter area for this LNA was determined from Figure 19 to be 0.12 µm ×
24 µm. Due to process constraints, two 0.12 µm × 12 µm parallel devices were used.





























Ic = 1.33 mA
Trade-off between 
NFmin and RS,opt
Figure 19: Simulated NFmin and RS,opt as a function of emitter length for a fixed
Ic = 1.33mA.
2. Table 3 lists the values used for the input and output match networks. The
output matching was realized through a shunt-RL, series-C passive network, where
the shunt-resistance assisted in output matching and stability with only a moderate
gain degradation.
Table 3: Design parameters for cascoded low-power X-band LNA.






The design and simulation was performed using Cadence and Agilent’s Advanced
Design System (ADS) tools in a commercially-available 130 nm SiGe HBT BiCMOS
technology (fT/fmax of 200/280 GHz respectively), and a full suite of passive compo-
nents [20]. Figure 20 depicts the fabricated low-power LNA with total area of 667 µm
× 653 µm including bondpads. The final simulation results for the design are shown
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in Figure 21. In the next section, we examine the noise measurement methodology
used to characterize this LNA and then present the measured results.
Figure 20: Photograph of fabricated LNA.





























Figure 21: Simulated NF and S21 over frequency for the low-power X-band LNA.
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3.3 Noise Measurement Theory
In this section, we present basic noise measurement theory as it pertains to high-
frequency amplifier design. In order to ensure accurate noise measurements, an un-
derstanding of noise measurement techniques is necessary. It is also important to
understand the uncertainties and sources of error to provide a level of confidence and
accuracy in the measurement. There are a number of noise measurement techniques
including the cold noise source and the Y-factor (also referred to as the hot/cold
method), the most common technique being the Y-Factor method [2]. We will begin
this discussion by defining some common terms used in noise figure analysis, then
continue by explaining how the Y-factor measurement is conducted, and conclude
with an understanding of the sources of measurement uncertainty.
As shown in Figure 22, the Y-factor noise measurement requires a noise source
and a noise figure analyzer (NFA). The purpose of the noise source is to provide a
calibrated input noise power, typically referred to as an Excess Noise Ratio (ENR).
The ENR is quoted in dB and varies over frequency for a given noise source:




where TONs and T
OFF
s are the noise temperatures of the noise source in its off and
on state respectively, and To is the reference temperature of 290K. T
OFF
s is typically
calibrated to this reference temperature, 290K, however, in some situations, this may
not be the case. For a given noise source, the ENR values will be specified over
frequency and are specific to that noise source. These values are directly entered into
the NFA and used for calibration and measurement.
The Y-factor, shown in Equation (31), is the ratio of two noise power levels or
noise temperatures. This ratio depends on the ENR of the noise source, therefore,
any uncertainties of the ENR will directly impact the noise measurement accuracy.
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where N2, N1 is the noise power recorded when the noise source is on, off respec-
tively. In order to calibrate the output losses, the noise source is connected directly
to the output cable of the DUT. Since the ENR table is known, the NFA is able to
determine the appropriate correction factors and calibrate any losses. If the noise of










If there are extra losses that are either before or after the DUT that cannot be
directly calibrated, they should be measured independently, and entered into the NFA
manually.
Once this measurement has been completed, the NFA normalizes its noise figure
and gain calibration by applying the appropriate correction factor for T2 and the
DUT can be connected as shown in Figure 22. A similar measurement is made
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with the DUT in place, and the noise of both the DUT and the output cables and





where Y12 is the ratio of the noise powers of both the DUT and measurement
equipment as measured between the ON and OFF states. Since T2 is known, the
noise of the DUT can be calculated:




where GDUT is the gain of the DUT computed by taking the ratio of the noise
power differences. Figure 23 is an illustration of how the Y-factor method can also be
understood graphically [3]. In this graph, the output power from the DUT is plotted
against the source temperature and since the DUT has a linear noise response, the
slope of this line is kGaB where k is Boltzmann’s constant, Ga is the gain of the DUT
and B is the measurement noise bandwidth.
By measuring two points on the line (TONs , N2) and (T
OFF
s , N1), the slope and
the y-intercept, Na, can be determined through simple algebra. Solving for Na, which
is the added noise power by the DUT, yields:






Combining this relationship with the Equations (30) and (31) and taking TOFFs =





























Figure 23: Noise power output versus source temperature for determining DUT
noise power.
amplifier noise performance. However, care should be taken when the DUT noise
figure is much higher than the ENR of the noise source, since the Y-factor will be
close to 1. To ensure accuracy, the noise figure of the DUT should not be more than
10 dB above the ENR [3].
Additional errors can be introduced in noise measurements that will both limit
the precision and accuracy of the measurement. Interfering signals can effect the
minimum noise that is detectable since these signals provide spurious signals into the
measurement receiver. To mitigate these influences, proper electronic shielding should
be used when taking sensitive noise measurements. In addition, selection of the appro-
priate noise source can help reduce measurement errors and possibly non-linearities
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of the measurement equipment. Also, if the DUT has low gain, the correction factor
to remove the influence from the instrument will be large and any calibration errors
will be more severe. The use of an external amplifier at the output of the DUT can
mitigate these effects and improve accuracy. Also, any mismatches between the noise
source, DUT, and NFA will increase the uncertainty of the measurement [2].
This technique can be combined with a conventional impedance tuner system to
obtain noise parameter characteristics of devices and circuits. This is accomplished
by tuning to various impedance states across the Smith chart and performing a noise
measurement. By measuring at least four different impedance states, the noise pa-
rameters, Rn, Ys,opt = Gs,opt + jBs,opt, and Fmin, can be determined. The following
section reports measured data for the low-power X-band LNA using this Y-factor
noise measurement method.
3.4 Low-Power LNA Measured Results
The LNA characterization was performed in an RF shielded room using an Agi-
lent 8510C VNA and an ATN NP5B/Agilent 8970B system to measure scattering-
parameters (SP) and broadband noise characteristics, respectively. The LNA was
measured on-wafer, with calibration to remove the cable and probe losses. Two-tone
linearity characterization was performed using two 8360 series swept signal generators
and a 8563EC spectrum analyzer. Keithley 2400 source meter units were used to bias
the LNA to Vcc = 1.5 V and Ic= 1.33 mA, yielding a total power dissipation of 2 mW.
Two primary low-power LNA characteristics are shown in Figure 24. The gain
(S21) is 10 dB at 10 GHz while the NF varies from 2.6 dB to 1.7 dB, yielding a mean
NF of less than 2 dB. The -3 dB bandwidth is greater than 4 GHz, spanning 8.25 to
13 GHz. The return loss characteristics (Figure 26) indicate a good match with both
S11 and S22 < −10 dB at 10 GHz. The isolation is better than 45 dB over the entire
band (Figure 25). In addition, the input third-order intercept point (IIP3) is 0 dBm,
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Figure 24: Measured gain and noise figure.





















Figure 25: Measured gain (S21) and isolation (S12) .
using a fundamental of 10.00 GHz and a third order intermodulation term of 10.02
GHz (Figure 27).
In order to verify the matching conditions, impedance tuners were used to deter-
mine the noise parameters of the amplifier. Figure 28 plots the measured Γopt versus
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Figure 26: Measured S11 and S22 (return loss).

















IIP3 = 0 dBm
ffund = 10.00 GHz
IM3 = 10.02 GHz
Figure 27: Measured input 3rd-order intercept point.
frequency on a Smith chart. There is only a slight mismatch toward higher frequen-
cies, however, this graph does verify that Γopt is a slightly higher impedance than 50
Ω as was selected in the design procedure. In addition Figure 29 highlights the small
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Figure 28: Measured Γopt versus frequency on a Smith chart.
3.5 Summary
In this chapter, we presented the analysis and design of a power constrained SiGe
HBT LNA. The relevant measurement results for this low power LNA design are
listed in Table 4. To our knowledge, this LNA demonstrates the lowest noise figure
at X-band at this power level for any Si-based LNA to date. The designed LNA
is well-suited for applications such as high-altitude and space-based radar systems
which require ultra-low power consumption. This LNA highlights the potential of
using SiGe HBT technology for low-power applications.
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Figure 29: Measured NFmin and NF versus frequency indicating good noise match.
Table 4: Summary of low power SiGe HBT X-band LNA characteristics
Frequency 8.5 - 13 GHz
Gain 10 dB at 10 GHz
mean NF 1.98 dB
NFmin - NFmax 1.7 - 2.6 dB
Pdiss 2 mW
S11 -10 dB at 10 GHz
S22 -12.3 dB at 10 GHz
S12 < -45 dB
IIP3 0 dBm
In the following chapter, we will explore cryogenic SiGe HBT LNA applications
and present measured results of two LNAs from cryogenic noise testing.
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CHAPTER IV
CRYOGENIC PERFORMANCE OF SIGE HBT LNAS
4.1 Introduction
In the previous chapters, we examined high-frequency LNAs for use in radar and com-
munication systems. Another important application for LNAs is in radio astronomy
receivers. These receivers require a very high level of sensitivity due to the extremely
low signal levels of cosmic radiation. The amplifiers are typically cryogenically cooled
to help improve noise performance. Currently, most of these cryogenic amplifiers
use InP HEMT or other III-V technology [5], [21], and [27]. The potential for SiGe
HBTs in cryogenic environments has been shown in [4], [13], and [28]. These arti-
cles allude to the possible performance improvements using SiGe HBTs in cryogenic
high-frequency circuits such as LNAs.
We will begin this discussion by examining some of the low-temperature perfor-
mance improvements of SiGe HBTs. Next, we will introduce the cryogenic noise
measurement technique and review the challenges of measuring very low noise figure
devices. Lastly, we will highlight the results of two SiGe HBT LNAs operating at
15K physical temperature.
4.2 SiGe HBT Cryogenic Performance
As mentioned in section 1.2, the performance enhancements of SiGe HBTs are ther-
mally activated, therefore, as these devices are operated in cryogenic environments,
their performance greatly increases. Reviewing Equation (4) show that two terms:
∆Eg,Ge(grade)/kT and ∆Eg,Ge(0)/kT are aligned such that a decrease in tempera-
ture increases the current gain (β), which improves the dc and ac performance of
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the device. Figure 30 depicts the Gummel characteristics of a third-generation SiGe
HBT at both 300K and 85K [4]. Figure 31 highlights the improvement in dc per-
formance as the peak β increases from 500 at 300K to almost 4000 at 85K. Lastly,
improvements in SiGe HBT ac performance can be evidenced in Figure 32, which
plots ft as function of collector current at 300K and 85K. This plots shows a greater
than 50 GHz improvement in peak ft which is expected as the drift field is increased
in the base [8]. Thus, the bandgap engineering pursued to improve room tempera-
ture performance, also aims to improve low temperature performance of SiGe HBTs.
These performance improvements will also enhance device noise parameters as these
relations heavily rely on β and ft, therefore, we can expect improvements in amplifier
noise performance as these devices are cooled.
Figure 30: Forward Gummel characteristics for third-generation 0.12 × x 10.0 µm2
SiGe HBT at 300K and 85K [4].
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Figure 31: dc current gain, β, as a function of collector current for third-generation
0.12 × x 10.0 µm2 SiGe HBT at 300K and 85K [4].
4.3 Cryogenic Noise Measurement Technique
A serious challenge in designing cryogenic LNAs is the ability to accurately measure
extremely low noise figures. These cryogenic measurements discussed herein were
performed using the cold attenuator method and were conducted at the CalTech RF
and Microwave Group Facility in Pasadena California [26].
For very low noise applications such as radio astronomy receivers, effective noise
temperature, Te, is a more common metric used to define amplifier noise performance.
Te is the equivalent temperature of a resistor (v
2
t = 4kTBR∆f) that would produce






Figure 32: Cutoff frequency (ft) as a function of collector current for a third-
generation 0.12 × x 10.0 µm2 SiGe HBT [4].
where Na is the added noise, G is the gain of the DUT, and B is the signal
bandwidth. Noise temperature can be related to noise factor by the following relation:
Te = To(F − 1) (39)
where To is the reference temperature of 290K. Noise temperature is used in these
applications since the input noise level from looking into space is much less than
290K, therefore, the relationship between noise figure and SNR degradation cannot
be directly calculated. This effect is due to the fact that noise figure is defined for
a source impedance temperature of 290K and SNR degradation is function of the
source temperature [3]. Therefore the relationship, SNRout = SNRin + NF is not
valid if temperature of the source impedances are different. For these reasons, the
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noise performance given for the amplifiers in the remainder of this section will be in
terms of Te.
For a room temperature noise measurement, the off state for the diode noise source
is approximately 300K. The ENR of the noise sources have a finite error (± 1 %),
which yields a variation of noise temperature of approximately 10K [1]. This un-
certainty limits the minimum resolution to between 0.1 - 0.2 dB. In addition to this
source of error, there is typically an impedance difference between the off and on states
of the noise source which also increases the measurement uncertainty. These uncer-
tainties prevent the characterization of very low noise temperatures, and therefore
the standard noise measurement method will not yield reliable results in a cryogenic
environment.
The cold attenuator method overcomes these uncertainties by inserting a tem-
perature calibrated 20 dB pad at the input of amplifier. This attenuator lowers the
effective temperature as presented to the DUT of the noise source and reduces the
measurement uncertainty by a factor of 100. When the noise source is in the off state,
the noise presented to the amplifier is the physical temperature of the cryogenic pad,
15K, plus a contribution from the diode noise source which is attenuated by 20 dB
yielding a total noise temperature of 18K. When the noise source is on, noise tem-
perature at the output of the noise source is approximately 9000 K which is reduced
by the attenuator to 90K, including the attenuator noise, the total noise temperature
is 105K. Therefore, the off and on noise temperatures presented to the amplifiers is
reduced to 18K and 105K respectively, in addition, any errors due to the uncertainties
of the noise source are also reduced, thus enabling accurate measurement of cryogenic
amplifiers with noise temperatures below 50K [9].
In order to de-embed the noise figure of the amplifier, the temperature of the
attenuator and any cables must be known very accurately. A calibrated temperature
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sensor is affixed to the attenuator and a system verification was performed to deter-
mine the correction factor to enter into the Agilent N8975A Noise Figure Analyzer
(NFA). The analyzer has the ability to de-embed losses at a different temperature
both before and after the DUT and calculates the corrected noise temperature using
the standard Y-factor noise measurement method discussed earlier. The measure-
ment setup is shown in Figure 33, with the expanded view highlighting the internal
dewar connections and the cold attenuator with the temperature sensor.












Figure 33: Schematic of cryogenic measurement setup with expanded view of inside
dewar.
The measurement facility discussed here has been extensively used to measure
noise figures of a variety of cryogenic amplifiers. The system has been verified against
a National Institute of Standards and Technology (NIST) characterized cryogenic
amplifier [9]. The remaining section discusses the results from measuring SiGe HBTs
X-band LNAs in this cryogenic noise measurement setup.
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4.4 Results from Cryogenic Measurement of SiGe HBT
LNAs
The inductively-degenerated cascode LNA (referred to as LNA - A) [15] and the
modified low-power variant (referred to as LNA - B) [25] were measured using the
cryogenic noise measurement system discussed in the previous section. Neither LNA
was specifically designed for low temperature operation, however, the bias currents
were adjusted appropriately to achieve the lowest noise temperature performance.
Figure 34 shows an example of LNA - A mounted in the package for cryogenic testing.
Both LNAs were cooled to 15K and noise and gain performance were measured.
Figure 35 and 36 shows the cryogenic performance of LNA-A / LNA-B respectively.
The room temperature performance of LNA - A in fixture varies only slightly from
the corresponding on-wafer measurements. These room temperature measurement
shows a gain of above 17 dB across band and a noise performance of above 170K
(2 dB noise figure) while dissipating 15 mW of dc power. As shown in Figure 35,
LNA-A’s cyrogenic noise performance is improved dramatically with Te below 21K
(0.3 dB noise figure) and dissipating only 2.25 mW of dc power. The approximate
1-2 dB reduction in gain is due to the change in collector current (approximately 5
mA) which was selected to minimize noise.
Similar performance improvements can be shown for LNA-B operating at a physi-
cal temperature of 15K. Figure 36 shows over a 150K reduction in Te and an almost 5
dB increase in gain across the band. Since LNA - B was optimized for lower current,
the operating points between the room and low temperature measurement were simi-
lar with only 0.2 mA change in collector current therefore there is a gain enhancement
in contrast to the gain degradation from the LNA - A measurement.
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Figure 34: Photograph of X-band LNA in package for cryogenic testing.
4.5 Summary
These two examples demonstrate the dramatic performance improvements that can be
achieved through cryogenically cooling these amplifiers. The effective noise tempera-
ture was reduced in both cases by approximately 150K. These amplifiers represent the
lowest measured noise figure of any Si-based LNA operating at X-band in a cryogenic
environment. However, neither LNA was designed specifically for low-temperature
operation therefore cryogenic optimization will most likely yield increased perfor-
mance. These designs do demonstrate the potential for SiGe HBT LNAs in cyrogenic
applications.
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Figure 35: Effective noise temperature (K) and gain (dB) of the X-band LNA - A
at 300K and 15K.
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Figure 36: Effective noise temperature (K) and gain (dB) of the X-band LNA - B





As we have demonstrated in this thesis, SiGe HBT LNAs have the capability to
meet the demanding needs for future generation wireless systems. Combining the
performance improvements of the SiGe HBT with high-frequency LNA design and
optimization schemes yields record performance, capable of achieving less than 2 dB
noise figure at X-band. Throughout this thesis, we have presented a thorough analysis
of LNA design and optimization, providing both simulated and measured results and a
framework for understanding the design trade-offs and optimization schemes required
for these designs.
In Chapter 1, we reviewed the importance of LNAs in an RF front-end and their
impact on receiver performance. The benefits of SiGe HBT technology were intro-
duced and their high-frequency performance enabling characteristics were highlighted.
We analyzed the noise sources in a SiGe HBT and expressed the traditional noise pa-
rameters in terms of device characteristics.
Chapter 2 concentrated on LNA design and introduced basic noise theory. Noise
and gain circles were introduced and a discussion of broadband noise theory resulted
in the importance of noise matching to achieve a minimum noise figure. We end this
chapter with an example of a inductively degenerate cascode LNA design using SiGe
HBT technology. A graphical design approach was presented to aid in understanding
the design process.
In Chapter 3, we use a modification of the previous technique to present a design
for a power constrained X-band LNA. The design process, simulation, and measured
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results for this SiGe HBT LNA are presented and shown to have record performance.
Also, we presented a brief introduction to noise measurement theory as it pertains to
high-frequency LNA design. The X-band LNA was measured to have less than 2 dB
of noise figure while dissipating less than 2 mW of dc power. This example highlights
the low-power performance capabilities of SiGe HBT technology and its use in high
frequency circuit design.
Lastly, in Chapter 4, we presented the results of a cryogenic SiGe HBT LNA.
We began by discussing the cryogenic performance of SiGe HBTs and how these
improvements can aid in low temperature LNA design. Next, we introduced the
cryogenic noise measurement technique and the challenges in measuring extremely
low noise figure devices. We conclude this chapter with the presentation of two LNAs
measured at 15 K physical temperature and shown to have less than 21 K of effective
noise temperature at X-band representing the lowest recorded noise figure of any
Si-based X-band LNA.
In conclusion, we present a thorough analysis of various aspects of SiGe HBT
LNA design. The aim of the analysis presented herein was to provide designers with
the fundamentals of designing SiGe HBT LNAs. Both relevant design examples and
measured results were presented including the results of a power constrained X-band
LNA. In addition, cryogenic performance of SiGe HBT amplifiers was also presented.
Through these designs and examples, we highlight the potential of using SiGe HBT
technology to develop the next generation of wireless and communication systems.
5.2 Future Research
This thesis provides a general overview of high-frequency LNA design,and provides
some concrete examples of X-band LNA design and the relevant results. There are
many opportunities to extend this research to new areas and further understand both
SiGe HBT noise performance and LNA design and optimization. Some of these new
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opportunities include: high linearity LNAs, higher frequency LNAs, limits on LNA
power handling/survivability, and cryogenic-optimizied LNA design.
High linearity LNAs can prove to be very useful in high dynamic range appli-
cations. By increasing receiver linearity and maintaining good overall noise figure,
the range of signal levels that can be detected will be improved. Techniques such
as frequency trapping and other IM3 cancellation techniques enhance the third order
intercepts by suppressing these unwanted tones [10].
Currently, the 60 GHz spectrum is a very active research area with many op-
portunities for creating ultrafast high-data rate wireless links [24]. High-frequency
LNAs have been explored in SiGe HBT BiCMOS technologies, however, additional
research could provide more insight into device and circuit optimization, dynamic
range improvements, decreased power consumption, and increased bandwidth.
Also, a topic of growing concern due to device scaling and voltage limitations is
survivability. As an increased number of wireless systems coexist, there is an increased
probability for a very high power signal to damage the receiver. Since LNAs are the
first device in the receive chain, they must be tolerant of these high power signals.
There has been some research on device level damage mechanisms of SiGe HBTs
[6]. Also, some research has been conducted on the survivability of GaN LNAs [23],
however a study of the survivability of SiGe HBT LNAs would prove to be insightful.
Lastly, as mentioned in Chapter 4, the LNAs that were measured at low temper-
ature were not specifically designed for cryogenic operation. Through developing an
accurate and scalable low-temperature model, cryogenic SiGe HBT LNA could pro-
vide exceptionally low noise figures and possibly replace the more expensive InP and
other III-V devices for radio astronomy applications. Also, designing these cryogenic
LNAs for very wide bandwidths can also prove to be of much research value.
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